REDUCED INSTRUCTION SET COMPUTER ARCHITECTURES FOR VLSI:PH.D THESIS - KATEVENIS,MANOLIS G.H (MP MASSACHUSETTS, 1986)